




An Energy-Efficient Dynamic Memory Address Mapping Mechanism

Address Mapping Schemes

Introduction



Reducing the energy consumption of DRAM-based main memories becomes one of the major issues on reducing total energy consumption of the whole system.



The energy efficiency of the memory system is depending on how much the rank-distributed scheme can be beneficial by reusing the contents of the row buffers that consume a large energy.

🧹 Key Metrics

Row change rate

= (accesses to a different row from the previous access) / (all accesses) High row change rate reduces the number of reuses on row buffers


Write rate = (Write accesses) / (all accesses)

High write rate enlarges the performance impact of the write-to-read latency, which costs latency for two consecutive write/read to the same row.

Energy Consumption

Memory Access Procedure





Each application includes phases suitable for both of the

Dynamic Memory Address Mapping Mechanism

Command to DIMM

Basic Idea

Dynamically switching the address-mapping scheme between the two schemes so that the selected scheme achieves less energy consumption than the other scheme.

Memory Controller Organization

Address-Mapping Table: records which scheme stores the data, indexed by physical address

Access Monitoring Unit: monitors memory accesses and calculates the row change rate and the write

Access from CPU side rate

Scheme Selector:

determines which scheme can reduce energy based on the row change rate and the write rate

Memory

Controlle

Memory Space Partitioning

This partitioning prevents the multiple data from being allocated to the same place bank bank bank bank bank bank bank bank

- 2 10 3 4 5 6 11 12 13 14
- Command Queue Pool Mapping Scheme Monitoring Unit Monitored Informatio

Address Mapping

Address Mapping

Unit

Mapping

scheme


Physical

address

and f

and

If the data whose addresses range from 0 to 3 need to be migrated to the area of rank-distributed scheme, the data can be migrated to 32, 33, 34, and 35, with swapping the data contents.



The controller also processes the data migrations only when the data is accessed and if the migration of the data should be done


execution time

Evaluations

An appropriate mapping scheme is determined every 100,000 memory cycles.

- The scheme is changed every 8KB block, which is unit of data migration. The migration cost is included as the overhead - The address-mapping table has 1MB entries, each of which needs 1bit, included as the overhead





The overhead of migrations does not negate the beneficial effect of the proposed mechanism.

Conclusions

DRAM-based main memories consume a large energy cosumption, and it is required to reduce their energy consumptions.

1.2

10.8 malized E

- To reduce the energy consumption of main memories, the dynamic memory address mapping mechanism is proposed.
- Future Work: The thresholds to judge the suitable schemes should be quantitatively estimated by DRAM specifications.

SC16 Salt Lake City, Utah

(URL) http://www.sc.cc.tohoku.ac.jp/ (E-mail) masa@tohoku.ac.jp

The schemes determine the data location on DRAM by using physical addresses of data.

Gybersdence Center, Toholau University